Abstract: Inverters are Power Electronic System (PES) and proficient to converting Direct Currents (DC) into Alternating Currents (AC). Conventional two-level inverter has drawbacks like high Total Harmonic Distortions (THD), high voltage across power switch, high dv/dt of output voltage and electromagnetic interferences. Multilevel Inverters (MLIs) are employed to overcome the drawbacks of conventional two-level inverter. Multilevel Inverters generate an AC voltage using small voltage steps obtained with the help of DC supplies or capacitor banks. This paper deals with the implementation of a Transistor Clamped H-Bridge Multilevel Inverter (TCHB-MLI) using Inverted Double Reference Single Carrier Pulse Width Modulation (IDRSCPWM) technique for photovoltaic application. The proposed TCHB-MLI requires less number of power switches and drivers to achieve maximum number of output level. The analysis of the multilevel inverter output is done in terms of its harmonic spectrum, output voltage and output current for modulation indices 0.85, 1 and 1.25. The control signals for the power switches of the proposed TCHB-MLI are developed by using SPARTAN 3E-XCS250E trainer kit. Experimental results will verify the functionality, design of the proposed TCHB-MLI and IDRSCPWM Technique.
Introduction
The ultimatum for energy is getting incremented day by day which is also increasing the requirement of energy generation. The main source of energy available now is from non-renewable sources based on fossil fuels. The over exploitation of these sources to meet our daily requirements have put it in a degraded state. Hence there is a rapid development in the research of harnessing energy from alternate sources such as wind, solar, tidal, etc. Among them, the energy extracted from photovoltaic systems plays a vital role. The energy extracted from a photovoltaic system (PV system) is DC in nature. Since most of the equipments used for domestic and industrial purposes are working on an AC source, the DC output from a PV system needs to be converted into an AC. For this, power inverters play a major role [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] . Two level inverters need high frequency carrier pulses in order to get better output performance. They have drawbacks like fast switching devices are require, very high dv/dt of output voltages, high electromagnetic interferences (EMI), bulky filters and faster heating of switches [11] [12] . The multilevel inverter concept came as a solution for the difficulties mentioned above. Inverters with output voltage level more than two comes under the multilevel configuration. As the number of output voltage level increases the harmonic contents in the output decreases. By giving proper pulses to the power switches multilevel inverter can synthesize the input DC into small voltage steps approximating them with a sinusoidal wave. The multilevel inverters can maximize the power and minimize the harmonic contents in the output AC voltage side [13] [14] . Diode Clamped MLI, Flying capacitor MLI and Cascaded H-Bridge MLI are three conventional multilevel inverter topologies [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] [31] [32] [33] . Diode clamped MLI and flying capacitor MLI have problems like voltage balancing and dynamic voltage sharing at higher output levels. Thus, among the conventional MLI topologies cascaded H-Bridge configuration is widely accepted due to their modular structure and fault tolerant capability [34] . Multilevel inverters are widely used in renewable energy applications, static reactive power compensators and adjustable speed drives [35] [36] [37] [38] [39] . The switching pulses for multilevel inverters can be generated by using various modulation techniques. Sinusoidal Pulse Width Modulation (SPWM), Space Vector Modulation (SVM), and Selective Harmonic Elimination (SHE-PWM) are the most used modulation techniques [37] [38] [39] [40] [41] [42] [43] . Further SPWM technique is classified as Phase Disposition (PD), Phase Opposition Disposition (POD), Alternate Phase Opposition Disposition (APOD) and Phase Shifted techniques (PS). This paper deals with the hardware implementation of a five-level Transistor Clamped H-Bridge Multilevel Inverter (TCHB-MLI) using Inverted Double Reference Single Carrier Pulse Width Modulation (IDRSCPWM) technique for photovoltaic applications. The proposed TCHB-MLI requires less number of power switches and drivers to achieve maximum number of output level. The obtained result is compared with the performance of a conventional five level cascaded H-Bridge inverter. This paper is organized in such a manner that section-2 covers the details of proposed five-level transistor clamped H-Bridge Multilevel Inverter (TCHB-MLI). In Section-3 experimental results and observations are discussed in detail and finally a conclusion is provided in section-4.
Five Level Transistor Clamped H-Bridge MLI (TCHB-MLI)
The power circuit of TCHB-MLI is shown in Figure 1 
Inverted Double Reference Single Carrier Pulse Width Modulation (IDRSCPWM) Technique
Figure 1(b) shows the Inverted Double Reference Single Carrier Pulse Width Modulation (IDRSCPWM) technique. In this modulation technique two inverted references one with an offset value added equal to the amplitude of the carrier is compared with the single triangular carrier to obtain the pulses for the power switches S1-S3. Compliment pulses of 50Hz frequency are used for power switches S4 and S5. The modulation index is given by the equation (1). Where 'Am' is the amplitude of the reference wave and 'Ac' is the amplitude of the triangular carrier wave. Table 1 shows the switching sequence of Transistor Clamped H-Bridge Multilevel Inverter (TCHB-MLI). 
Working mode of TCHB-MLI
The operating modes of five-level TCHB-MLI topology are explained in this section. 
Experimental Result and Discussion
The switching logic for the power switches of proposed inverter are implemented with the help of SPARTAN-3E XCS250E FPGA trainer kit. The clock frequency of the processor is 20MHz. The Spartan-3E family of Field-Programmable Gate Arrays (FPGAs) is specifically designed to meet the needs of high volume, cost-sensitive consumer electronic applications. The Spartan-3E family architecture consists of five fundamental programmable functional elements: 25 with R and RL load respectively. From the observations, it is found that: The THD content of over modulated (m=1.25) condition is low for TCHB-MLI but their odd harmonic (3rd, 5th, 7th, 9th) contents are higher compared to m=0.85 and m=1. Using the same input DC supply the over modulated condition can produce more output voltage compared to unity modulated and under modulated condition. TCHB-MLI is able to produce a five-level output with five power switches whereas CHB-MLI requires eight power switches thereby reducing the power circuit complexity. 
Conclusions
A five-level Transistor Clamped H-Bridge MLI (TCHB-MLI) is implemented with the help of a SPARTAN3E XCS250E FPGA kit. Inverted Double Reference Single Carrier Pulse Width Modulation (IDRSCPWM) technique is used to generate five levels at the output side. A detailed study of the harmonic spectrum of the TCHB-MLI is done for modulation indices 0.85, 1 and 1.25 with R and RL load using Fluke-43B power quality analyzer. The TCHB-MLI is able to generate a five level output voltage with reduced number of power switches thereby reducing the circuit complexity. Experimental results are provided and which verifies the functionality, design of the proposed inverter and PWM Technique.
